

Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS


These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM20N10
MTP20N08
MTP20N10

TMOS POWER FETs
 20 AMPERES
 $r_{DS(on)} = 0.15 \text{ OHM}$
 80 and 100 VOLTS




MAXIMUM RATINGS

Rating	Symbol	MTM20N10	MTP20N08 MTP20N10	Unit
Drain-Source Voltage	V_{DSS}	80	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	80	100	Vdc
Gate-Source Voltage Continuous Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS} V_{GSM}	+ 20 - 40		Vdc Vpk
Drain Current — Continuous — Pulsed	I_D I_{DM}	20 60		Adc
Total Power Dissipation $\text{at } T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	100 0.8		Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.25	°C/W
Junction to Ambient TO-204	$R_{\theta JA}$	30	
TO-220		62.5	
Maximum Lead Temperature for Soldering Purposes, 1.8" from case for 5 seconds	T_L	275	°C



MTM20N10
CASE 1-04
TO-204AA



MTP20N08
MTP20N10
CASE 221A-04
TO-220AB

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MTM20N10, MTP20N08, 10

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 0.25 mA)	V _{(BR)DSS}	80 100	— —	V _{dc}
MTP20N08 MTM:MTP20N10				
Zero Gate Voltage Drain Current (V _{DS} = Rated V _{DSS} , V _{GS} = 0) (V _{DS} = Rated V _{DSS} , V _{GS} = 0, T _J = 125°C)	I _{DSS}	—	10 100	μA _{dc}
Gate-Body Leakage Current, Forward (V _{GSF} = 20 V _{dc} , V _{DS} = 0)	I _{GSSF}	—	100	nA _{dc}
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 V _{dc} , V _{DS} = 0)	I _{GSSR}	—	100	nA _{dc}

ON CHARACTERISTICS*

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 1 mA) T _J = 100°C	V _{GS(th)}	2 1.5	4.5 4	V _{dc}
Static Drain-Source On-Resistance (V _{GS} = 10 V _{dc} , I _D = 10 A _{dc})	r _{DS(on)}	—	0.15	Ω
Drain-Source On-Voltage (V _{GS} = 10 V) (I _D = 20 A _{dc}) (I _D = 10 A _{dc} , T _J = 100°C)	V _{DS(on)}	—	3.6 3	V _{dc}
Forward Transconductance (V _{DS} = 15 V, I _D = 10 A)	g _{FS}	6	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz) See Figure 11	C _{iss}	—	1200	pF
Output Capacitance		C _{oss}	—	600	
Reverse Transfer Capacitance		C _{rss}	—	200	

SWITCHING CHARACTERISTICS* (T_J = 100°C)

Turn-On Delay Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D R _{gen} = 50 ohms) See Figures 9, 13 and 14	t _{d(on)}	—	50	ns
Rise Time		t _r	—	450	
Turn-Off Delay Time		t _{d(off)}	—	100	
Fall Time		t _f	—	200	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , I _D = Rated I _D , V _{GS} = 10 V) See Figure 12	Q _g	28 (Typ)	50	nC
Gate-Source Charge		Q _{gs}	15 (Typ)	—	
Gate-Drain Charge		Q _{gd}	13 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	(I _S = Rated I _D V _{GS} = 0)	V _{SD}	1.8 (Typ)	3.6	V _{dc}
Forward Turn-On Time		t _{on}	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	300 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L _d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L _s	12.5 (Typ)	—	

INTERNAL PACKAGE INDUCTANCE (TO-220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L _d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L _s	7.5 (Typ)	—	

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\max) - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time versus Gate Resistance




Figure 10. Thermal Response

3

MTM20N10, MTP20N08, 10




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-To-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms

OUTLINE DIMENSIONS

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.666 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.151	0.165

STYLE 3:
PIN 1 GATE
2 SOURCE
CASE DRAIN

**CASE 1-04
TO-204AA**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.68	10.78	0.380	0.400
C	4.97	4.92	0.190	0.190
D	0.94	0.98	0.037	0.039
F	3.81	3.73	0.142	0.147
G	2.42	2.86	0.095	0.113
H	2.80	2.93	0.110	0.116
J	0.25	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.26	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	3.04	2.73	0.120	0.110
S	1.15	1.26	0.045	0.050
T	5.87	6.47	0.230	0.255
U	0.90	1.27	0.030	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

STYLE 5:
PIN 1 GATE
2 DRAIN
3 SOURCE
4 DRAIN

NOTES:
1 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1987
2 CONTROLLING DIMENSION INCH
3 DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

**CASE 221A-04
TO-220AB**

